# Two Stop-and-Go Gate Driving to Reduce Switching Loss and Switching Noise in Automotive IGBT Modules 

Toshiaki Inuma ${ }^{1}$, Katsuhiro Hata ${ }^{1}$, Toru Sai ${ }^{2}$, Wataru Saito ${ }^{3}$, and Makoto Takamiya ${ }^{1}$<br>${ }^{1}$ The University of Tokyo, Tokyo, Japan<br>${ }^{2}$ Tokyo Polytechnic University, Kanagawa, Japan<br>${ }^{3}$ Kyushu University, Fukuoka, Japan


#### Abstract

A new active gate driving method of "two stop-andgo gate driving ( $2 S \& G$ )" is proposed to reduce both the switching loss ( $E_{\text {LOSS }}$ ) and the collector current overshoot (Iovershoot) in the turn-on of automotive IGBT modules. 2S\&G includes two gate current zeros during turn-on and has only two parameters for a digital gate driver, which means low test cost for parameter optimization. Five different gate driving methods, including the conventional single-step gate driving (CSG), the conventional one stop-and-go gate driving, and digital gate drivings with $100 \mathrm{~ns} \times 4$ slots and 20 ns $\times 20$ slots, are compared in the double pulse test using a 6-bit digital gate driver IC at 300 V and 150 A , and the proposed 2S\&G showed the best performance. Compared with CSG, the proposed $2 S \& G$ reduces $E_{\text {Loss }}$ by $42 \%$ under Iovershoot-aligned condition and reduces Iovershoot by 18 \% under $E_{\text {Loss-aligned }}$ condition.


Keywords—active gate driving, switching loss, switching noise, IGBT

## I. Introduction

Digital gate drivers (DGDs), which digitally change the gate current ( $I_{\mathrm{G}}$ ) multiple times in fine time slots during the switching period of power devices, are attracting attention as a technology that can solve the trade-off problem between loss and noise during power device switching [2-8]. DGDs have the advantage that the $I_{\mathrm{G}}$ waveform can be flexibly changed by software, while they have the disadvantage that the driving parameters of DGDs (defined as gate vectors in this paper) have too many degrees of freedom, making it difficult to determine the optimal gate vector. For example, in [9], the optimal gate vector is searched by 15min measurements using the particle swarm optimization among $\left(2^{6}\right)^{60}\left(>10^{180}\right)$ possible combinations of a 60 -slot 6 -bit DGD, while the high test cost for the optimization is a challenge for practical applications. To reduce the test cost, a one stop-and-go gate driving ( $1 \mathrm{~S} \& \mathrm{G}$ ), which reduces the gate vector to one parameter, has been proposed and reported to show almost the same switching loss and noise reduction performance as a 4 -slot digital gate driving in a small capacity IGBT ( $600 \mathrm{~V}, 100 \mathrm{~A}$ rating) [1]. This paper shows that the conventional $1 \mathrm{~S} \& \mathrm{G}$ does not work effectively in the turn-on of a large-capacity automotive IGBT ( $1200 \mathrm{~V},>200$ A rating), and proposes a new active gate driving method of "two stop-and-go gate driving ( $2 \mathrm{~S} \& \mathrm{G}$ )" to solve the problem.

## II. Measurement Setup and Definition of Different Gate Drive Methods

Figs. 1 and 2 show a circuit schematic and a photo of the measurement setup of the double pulse test for the automotive IGBT module at 300 V and 150 A , respectively. 6-bit DGD IC includes 63 parallel-connected pMOSFETs and 63 parallelconnected nMOSFETs. A 6-bit control signal $n_{\text {PMOS }}$ [5:0] and $n_{\text {NMOS }}$ [5:0] control how many of the 63 parallel-connected pMOSFETs and nMOSFETs are turned on, respectively. In this paper, the number of turned-on pMOSFETs and nMOSFETs are defined as $n_{\mathrm{PMOS}}$ and $n_{\mathrm{NMOS}}$, respectively, where they are integers from 0 to 63 . At turn-on, $n_{\text {NMOS }}=0$ is fixed and $n_{\text {PMOS }}$ is varied; the design value of $I_{\mathrm{G}}=n_{\mathrm{PMOS}} \times 79 \mathrm{~mA}$. At turn-off, $n_{\text {PMOS }}=0$ is fixed and $n_{\text {NMOS }}$ is varied; the design value of $I_{\mathrm{G}}=$ $n_{\mathrm{NMOS}} \times 79 \mathrm{~mA}$.


Fig. 1: Circuit schematic of double pulse test for automotive IGBT module.


Fig. 2: Photo of measurement setup.

## A. Turn-on

At turn-on, five different gate driving methods shown in Fig. 3 are compared, and it will be shown that the proposed $2 \mathrm{~S} \& \mathrm{G}$ shows the best performance. The 6-bit DGD IC is used to achieve five different gate driving methods shown in Fig. 3 with different time slot lengths and gate vectors ( $n_{1}$ to $n_{21}$ are integers from 0 to 63) during 400 ns at turn-on. Fig. 3 (a) shows the conventional single-step gate driving (CSG) with one parameter, which emulates the conventional fixed gate resistance gate driving method. Figs. 3 (b) and (d) show 1S\&G with one parameter, where the uneven two slot lengths are determined by [1], and a 5 variable digital gate driving (5DG) with $100 \mathrm{~ns} \times 4$ slots and last long slot, respectively, which are proposed in [1]. Fig. 3 (e) shows a 21 variable digital gate driving (21DG) with $20 \mathrm{~ns} \times 20$ slots and last long slot as the ultimate digital gate driving. Fig. 3 (c) shows the proposed

2S\&G with two parameters ( $n_{1}$ and $n_{3}$ ), where the uneven four slot lengths are determined by analyzing the best gate vector of 21DG shown later in Table I. The name of 2S\&G comes from the inclusion of two gate current zeros ( $n_{\text {PMOS }}=0$ ).

## B. Turn-off

At turn-off, four different gate driving methods shown in Fig. 4 are compared, and it will be shown that the proposed $2 \mathrm{~S} \& \mathrm{G}$ is not required. The 6-bit DGD IC is used to achieve four different gate driving methods shown in Fig. 4 with different time slot lengths and gate vectors ( $n_{1}$ to $n_{21}$ are integers from 0 to 63 ) during 800 ns at turn-off. Fig. 4 (a) shows CSG. Figs. 4 (b) and (c) show 1S\&G [1], and 5DG with $200 \mathrm{~ns} \times 4$ slots and last long slot, respectively. Fig. 4 (d) shows 21DG with $40 \mathrm{~ns} \times$ 20 slots and last long slot as the ultimate digital gate driving.


Fig. 3: Five different gate driving methods compared at turn-on. (a) Conventional single-step gate driving (CSG). (b) One stop-and-go gate driving (1S\&G). (c) Proposed two stop-and-go gate driving (2S\&G). (d) 5 variable digital gate driving (5DG). (e) 21 variable digital gate driving (21DG).


Fig. 4: Four different gate driving methods compared at turn-off. (a) Conventional single-step gate driving (CSG). (b) One stop-and-go gate driving (1S\&G). (c) 5 variable digital gate driving (5DG). (d) 21 variable digital gate driving (21DG).

## III. Measured Comparison of Different Gate Drive Methods

## A. Turn-on

Fig. 5 shows the measured switching loss ( $E_{\mathrm{LOSS}}$ ) vs. collector current overshoot ( $I_{\text {OVERSHOOt }}$ ) at turn-on. The five different gate driving methods are compared. In this paper, an evaluation function ( $f_{\text {OBJ }}$ ) shown in Eq. (1) is defined as a performance index of gate driving, and it is discussed that a gate driving with small $f_{\text {OBJ }}$ is an excellent gate driving with small $E_{\text {LOSS }}$ and IOVERSHOOT.

$$
\begin{equation*}
f_{\mathrm{OBJ}}=\sqrt{\left(\frac{E_{\mathrm{LOSS}}}{E_{\mathrm{LOSS}, \mathrm{MAX}}}\right)^{2}+\left(\frac{I_{\text {OVERSHOOT }}}{I_{\text {OVERSHOOT, MAX }}}\right)^{2}} \tag{1}
\end{equation*}
$$

where the subscript MAX signifies the maximum of the corresponding quantity. The dotted concentric curves in Fig. 5
show the contour of $f_{\text {OBJ. }}$. Table I shows the details of Points A to F in Fig. 5 and the ranking of $f_{\text {OBJ. }}$ The black curve in Fig. 5 shows the trade-off curve of CSG with varied $n_{1}$ from 3 to 63 . Points C and D are the best points that achieved the smallest $f_{\text {OBJ }}$ with all search measurements of $n_{1}, n_{1}$ and $n_{3}$ in $1 \mathrm{~S} \& G$ and $2 S \& G$, respectively. The analysis of $\left(2^{6}\right)^{2}$ measurements shows that $n_{1}$ optimization is important for $2 \mathrm{~S} \& \mathrm{G}$, while $n_{3}$ optimization is not. Therefore, the test cost of $2 \mathrm{~S} \& \mathrm{G}$ is low because the optimization of $n_{3}$ can be omitted and only the optimization of $n_{1}$ is needed. Points E and F are the best points where the smallest $f_{\text {OBJ }}$ is achieved by repeatedly measuring and searching for $n_{1}$ to $n_{5}$ and $n_{1}$ to $n_{21}$ using the simulated annealing algorithm [2] for 5DG and 21DG, respectively. Specifically, 21DG took 14411 measurements (note that this is much smaller than the number of $64^{21}\left(>10^{37}\right)$ combinations) over 12 hours and 30 minutes to complete the search. As shown in Table I, $f_{\text {OBJ }}$ ranks the proposed $2 \mathrm{~S} \& \mathrm{G}$ in first place, 21DG in second place, 5DG in third place, and 1S\&G in fourth place, with the proposed $2 \mathrm{~S} \& \mathrm{G}$ showing the best performance. Points A and B are CSG


Fig. 5: Measured $E_{\text {LOSS }}$ vs. I Iovershoot at turn-on. Five different gate driving methods are compared.

TABLE I.
Details of Points A to Fin Fig. 5 at Turn-on

|  | Gate driving <br> method | Gate vectors | $E_{\text {LOSS }}$ <br> $[\mathrm{mJJ}]$ | OTVERSHOOT <br> $[\mathrm{A}]$ | $f_{\text {OBJ }}$ | Ranking <br> of $f_{\text {OBJ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Point A | CSG | $n_{1}=4$ | 6.0 | 101 | 1.06 | 6th |
| Point B | CSG | $n_{1}=8$ | 3.6 | 121 | 0.99 | 5th |
| Point C | Best point <br> in 1S\&G | $n_{1}=41$ | 5.3 | 88 | 0.93 | 4th |
| Point D | Best point <br> in proposed <br> 2S\&G | $\left(n_{1}, n_{3}\right)=(20,44)$ | 3.5 | 99 | 0.83 | 1st |
| Point E | Best point <br> in 5DG | $\left(n_{1}, n_{2}, n_{3}, n_{4}, n_{5}\right)=$ <br> $(32,39,0,35,52)$ | 3.3 | 107 | 0.88 | 3rd |
| Point F | Best point <br> in 21DG | $\ldots, \ldots, \ldots$ | 3.8 | 99 | 0.86 | 2nd |




Fig. 6: Measured $E_{\text {LOSS }}$ vs. $I_{\text {OVERSHOOT }}$ at turn-on. In $1 \mathrm{~S} \& G, n_{1}$ is varied from 0 to 63 . Red numbers indicate $n_{1}$.
points with $I_{\text {overshoot }}$ and $E_{\text {Loss }}$ approximately the same as the proposed Point D, respectively. As shown in Fig. 5, compared with CSG (Points A and B), the proposed 2S\&G (Point D) reduces $E_{\text {Loss }}$ from 6.0 mJ to 3.5 mJ by $42 \%$ under $I_{\text {overshoot- }}$ aligned condition and reduces $I_{\text {overshoot }}$ from 121 A to 99 A by $18 \%$ under $E_{\text {Loss-aligned condition. }}$

To analyze 1S\&G in detail, Fig. 6 shows measured $E_{\text {Loss }}$ vs. $I_{\text {overshoot }}$ of the five different gate driving methods. In 1S\&G, $n_{1}$ is varied from 0 to 63 . Red numbers in Fig. 6 indicate $n_{1}$. Since the trajectory of 1S\&G is far from the proposed 2S\&G (Point D), it is clear that $1 \mathrm{~S} \& \mathrm{G}$ is inferior to $2 \mathrm{~S} \& \mathrm{G}$.

Fig. 7 shows the gate vectors and measured waveforms from Points A to F. Here the reasons why $E_{\text {Loss }}$ of $1 \mathrm{~S} \& \mathrm{G}$ (Point C) is larger than that of the proposed 2S\&G (Point D) are discussed. In $1 \mathrm{~S} \& \mathrm{G}$ in Fig. 7 (c), the negative $\mathrm{d} I_{\mathrm{C}} / \mathrm{dt}$ during the 260 -ns $n_{\text {PMOS }}=0$ period causes $V_{\text {CE }}$ overshoot, resulting in large $E_{\text {LOSS }}$, while the proposed 2S\&G in Fig. 7 (d) successfully reduces $E_{\text {LOSS }}$ by inserting a slot with $n_{\text {PMOS }}=44$ during 160 ns to increase $V_{\mathrm{GE}}$ and decrease $V_{\mathrm{CE}}$ rapidly.

## B. Turn-off

Fig. 8 shows the measured $E_{\text {Loss }}$ vs. collector-to-emitter voltage overshoot ( $V$ overshoot) at turn-off. The four different gate driving methods are compared. In this paper, an evaluation function ( $f_{\text {OBJ }}$ ) shown in Eq. (2) is defined as a performance index of gate driving, and it is discussed that a gate driving with small $f_{\text {овJ }}$ is an excellent gate driving with small $E_{\text {Loss }}$ and $V_{\text {overshoot. }}$

$$
\begin{equation*}
f_{\text {OBJ }}=\sqrt{\left(\frac{E_{\text {LOSS }}}{E_{\text {LOSS, MAX }}}\right)^{2}+\left(\frac{V_{\text {OVERSHOOT }}}{V_{\text {OVERSHoot, MAX }}}\right)^{2}} \tag{2}
\end{equation*}
$$

where the subscript MAX signifies the maximum of the corresponding quantity. The dotted concentric curves in Fig. 8 show the contour of $f_{\text {obs. }}$ Table II shows the details of Points G to K in Fig. 8 and the ranking of $f_{\text {obs. }}$ The black curve in Fig. 8 shows the trade-off curve of CSG with varied $n_{1}$ from 3 to 63 . Point I is the best points that achieved the smallest $f_{\text {OBJ }}$ with all search measurements of $n_{1}$ in $1 \mathrm{~S} \& \mathrm{G}$. Points J and K are the best points where the smallest $f_{\text {OвJ }}$ is achieved by repeatedly measuring and searching for $n_{1}$ to $n_{5}$ and $n_{1}$ to $n_{21}$ using the simulated annealing algorithm [2] for 5DG and 21DG, respectively. Specifically, 21DG took 3098 measurements over 2 hours and 40 minutes to complete the search. As shown in Table II, $f_{\text {OBJ }}$ ranks 5DG in first place, 21DG in second place, 1S\&G in third place, which is a similar result to [1] in that fobj's of 5DG and 1S\&G are almost the same. Points G and H are CSG points with $V_{\text {overshoot }}$ and $E_{\text {Loss }}$ approximately the same as Point J, respectively. As shown in Fig. 8, compared with CSG (Points G and H), 5DG (Point J) reduces $E_{\text {Loss }}$ from 21.2 mJ to 12.4 mJ by $42 \%$ under $V_{\text {Overshoot-aligned condition and }}$ reduces $V_{\text {Overshoot }}$ from 162 A to 85 A by $48 \%$ under $E_{\text {Loss }}{ }^{-}$ aligned condition.

To analyze 1S\&G in detail, Fig. 9 shows measured $E_{\text {Loss }}$ vs.
 $n_{1}$ is varied from 0 to 63 . Red numbers in Fig. 9 indicate $n_{1}$. Since the trajectory of $1 \mathrm{~S} \& \mathrm{G}$ passes close to 5 DG (Point J), the

(a) Point A (CSG, $\left.n_{1}=4\right)$

(c) Point C (1S\&G)

(d) Point D (Proposed 2S\&G)

Fig. 7: Gate vectors and measured waveforms from Points A to F at turn-on.


Fig. 8: Measured $E_{\text {LOSs }}$ vs. $V_{\text {OVERSHOOT }}$ at turn-off. Four different gate driving methods are compared

(b) Point B (CSG, $\left.n_{1}=8\right)$


TABLE II. Details of Points G to K in Fig. 8 at Turn-off

|  | $\begin{array}{c}\text { Gate driving } \\ \text { method }\end{array}$ | Gate vectors |  |  | $\begin{array}{c}E_{\text {LOSS }} \\ {[\mathrm{mJ}]}\end{array}$ | $\begin{array}{c}V_{\text {OVERSHOOT }} \\ {[\mathrm{V}]}\end{array}$ | $f_{\text {OBJ }}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | \(\left.\begin{array}{c}Ranking <br>

of f_{OBJ}\end{array}\right]\)
performance of $1 \mathrm{~S} \& \mathrm{G}$ and 5 DG is almost identical and $1 \mathrm{~S} \& \mathrm{G}$ is more practical than 5DG because of the lower test cost, which is the same conclusion as [1].

Fig. 10 shows the gate vectors and measured waveforms from Points G to K . A common trend among Points I to K is to set $n_{\text {NMOS }}$ to zero just before $V_{\text {OVERSHOOT }}$ occurs, thereby successfully achieving both low $E_{\text {Loss }}$ and low $V_{\text {OVERSHoot }}$, which is the same conclusion as [1]. Here the reasons why the proposed $2 \mathrm{~S} \& \mathrm{G}$ is required for turn-on, but not for turn-off, are discussed. At turn-on of 1S\&G shown in Fig. 7 (c), during the $260-\mathrm{ns} n_{\mathrm{PMOS}}=0$ period, $I_{\mathrm{C}}$ does not increase monotonically, but


Fig. 9: Measured $E_{\text {LOSS }}$ vs. $V_{\text {Overshoot }}$ at turn-off. In $1 \mathrm{~S} \& G, n_{1}$ is varied from 0 to 63 . Red numbers indicate $n_{1}$.
drops once in the middle. In contrast, at turn-off of $1 \mathrm{~S} \& \mathrm{G}$ shown in Fig. 10 (c), during the 400 -ns $n_{\text {NMOS }}=0$ period, $I_{\mathrm{C}}$ decreases monotonically. Thus, it is concluded that the proposed $2 \mathrm{~S} \& \mathrm{G}$ is required for turn-on, where $I_{\mathrm{C}}$ change is not monotonic, while

(a) Point G (CSG, $\left.n_{1}=4\right)$

(c) Point I (1S\&G)

(d) Point J (5DG)
the proposed $2 \mathrm{~S} \& \mathrm{G}$ is not required for turn-off, where $I_{\mathrm{C}}$ change is monotonic.

## IV. CONCLUSIONS

This paper shows that the conventional 1S\&G does not work effectively in the turn-on of the large-capacity automotive IGBT (1200 V, > 200 A rating), and proposes a new active gate driving method of $2 \mathrm{~S} \& \mathrm{G}$ to solve the problem. It is concluded that the proposed $2 \mathrm{~S} \& \mathrm{G}$ is required for turn-on, where $I_{\mathrm{C}}$ change is not monotonic, while the proposed $2 \mathrm{~S} \& \mathrm{G}$ is not required for turn-off, where $I_{\mathrm{C}}$ change is monotonic. In the turnon measurements, compared with CSG, the proposed 2S\&G with low test cost reduces $E_{\text {LOSS }}$ by $42 \%$ under $I_{\text {OVERSHOot }}-$ aligned condition and reduces $I_{\text {OVERSHOOT }}$ by $18 \%$ under $E_{\text {LOSS }}-$ aligned condition at 300 V and 150 A .

## AcknowLedgment

This work was partly supported by New-generation Power Electronics and System Research Consortium Japan (NPERCJ), FS research (PJ-08).

(b) Point H (CSG, $\left.n_{1}=10\right)$

(e) Point K (21DG)

Fig. 10: Gate vectors and measured waveforms from Points G to K at turn-off.

## REFERENCES

[1] T. Sai, K. Miyazaki, H. Obara, T. Mannen, K. Wada, I. Omura, T. Sakurai, and M. Takamiya, "Stop-and-go gate drive minimizing test cost to find optimum gate driving vectors in digital gate drivers," in Proc. IEEE Appl. Power Electron, Conf. Expo., Mar. 2020, pp. 3096-3101.
[2] K. Miyazaki, S. Abe, M. Tsukuda, I. Omura, K. Wada, M. Takamiya, and T. Sakurai, "General-purpose clocked gate driver IC with programmable 63-level drivability to optimize overshoot and energy loss in switching by a simulated annealing algorithm," IEEE Trans. Ind. Appl., vol.53, no.3, pp. 2350-2357, May-June 2017.
[3] W. J. Zhang, J. Yu, Y. Leng, W. T. Cui, G. Q. Deng, and W. T. Ng, "A segmented gate driver for E-mode GaN HEMTs with simple driving strength pattern control," in Proc. IEEE Int. Symp. Power Semicond. Devices ICs, Sep. 2020, pp. 102-105.
[4] R. Katada, K. Hata, Y. Yamauchi, T. -W. Wang, R. Morikawa, C. -H. Wu, T. Sai, P. -H. Chen, and M. Takamiya, " $5 \mathrm{~V}, 300 \mathrm{MSa} / \mathrm{s}, 6$-bit digital gate driver IC for GaN achieving $69 \%$ reduction of switching loss and $60 \%$ reduction of current overshoot," in Proc. IEEE Int. Symp. Power Semicond. Devices ICs, May 2021, pp. 55-58.
[5] D. Liu, H. C. P. Dymond, S. J. Hollis, J. Wang, N. McNeill, D. Pamunuwa, and B. H. Stark, "Full custom design of an arbitrary waveform gate driver
with $10-\mathrm{GHz}$ waypoint rates for GaN FETs," IEEE Trans. Power Electron., vol. 36, no. 7, pp. 8267-8279, July 2021.
[6] S. Kawai, T. Ueno, H. Ishihara, S. Takaya, K. Miyazaki and K. Onizuka, "A 1ns-resolution load adaptive digital gate driver IC with integrated 500 ksps ADC for drive pattern selection and functional safety targeting dependable SiC application," in Proc. IEEE Energy Conversion Congress and Exposition, Oct. 2021, pp. 5417-5421.
[7] W. J. Zhang, J. Yu, W. T. Cui, Y. Leng, J. Liang, Y.-T. Hsieh, H.-H. Tsai, Y.-Z. Juang, W.-K. Yeh, and W. T. Ng, "A smart gate driver IC for GaN power HEMTs with dynamic ringing suppression," IEEE Trans. on Power Electronics, vol. 36, no. 12, pp. 14119-14132, Dec. 2021.
[8] K. Horii, K. Hata, R. Wang, W. Saito, and M. Takamiya, "Large current output digital gate driver using half-bridge digital-to-analog converter IC and two power MOSFETs," in Proc. IEEE Int. Symp. Power Semicond. Devices ICs, May 2022, pp. 293-296.
[9] Y. S. Cheng, T. Mannen, K. Wada, K. Miyazaki, M. Takamiya and T. Sakurai, "Optimization platform to find a switching pattern of digital active gate drive for reducing both switching loss and surge voltage," IEEE Trans. Ind. Appl., vol. 55, no. 5, pp. 5023-5031, Sept.-Oct. 2019.

